Manfred Reiche, Oussama Moutanabbir, Jan Hoentschel, Angelika Hähnel, Stefan Flachowsky, Ulrich Gösele, and Manfred Horstmann

6.1 Introduction

The history of solid-state devices began with the invention of the transistor by Bardeen, Brattain, and Shockley in 1947 [1]. Only a few years later, the first integrated circuits were realized by Texas Instruments (1958) and Fairchild Camera in 1961, assigning the first stages of the development of the microelectronics industry. Since its inception, the industry has experienced five decades of unprecedented explosive growth driven by two factors: Noyce and Kilby inventing the planar integrated circuit [2, 3] and the advantageous characteristics that result from scaling (shrinking) solid-state devices. Scaling devices have the peculiar property of improving cost, performance, and power. As a result, the microelectronics industry has driven transistor feature size scaling from 10 µm to about 30 nm during the past 40 years. However, starting with 90 nm technologies, the performance enhancements of complementary metal-oxide-semiconductor (CMOS) devices started to diminish through standard device scaling such as shrinking the gate length and thinning the gate oxide due to several physical limitations in miniaturization of metal-oxide-semiconductor field-effect transistors (MOSFETs). For example, thinning the gate oxide requires a reduction in the supply voltage and an increase in the gate tunneling current occurs. Furthermore, raising the dopant concentration in the substrate is substantial to suppress short-channel effects that decrease both the carrier mobility and the drive current.

Thus, new channel structures and materials, which mitigate the stringent constraints regarding the device design, have recently stirred a strong interest. These socalled *technology boosters* [4] include strained silicon channels, ultrathin silicon on insulator (SOI), metal gate electrodes, multigate structures, ballistic transport channels, and others. Among them, strained silicon channels have been recognized as a technology applicable to near term technology nodes [5–7]. The mobility enhancement obtained by applying appropriate strain provides higher carrier velocity in MOS channels and drive current, respectively, at the same supply voltage and gate

Mechanical Stress on the Nanoscale: Simulation, Material Systems and Characterization Techniques, First Edition. Edited by Margrit Hanbücken, Pierre Müller, and Ralf B. Wehrspohn.

@ 2011 Wiley-VCH Verlag GmbH & Co. KGaA. Published 2011 by Wiley-VCH Verlag GmbH & Co. KGaA.

oxide thickness. It implies that thicker gate oxides and lower supply voltage need to be used for a fixed drive current, leading to the mitigation of the trade-off relationship among drive current, power consumption, and short-channel effects.

6.2

Impact of Strain on the Electronic Properties of Silicon

The change of the electrical resistance of a material due to applied stress is generally known as piezoresistive effect. In electrodynamics, this is expressed by the material equation

$$\hat{J} = \hat{\sigma} \cdot \hat{E} \tag{6.1}$$

where \hat{J} is the tensor of the current density and \hat{E} is the tensor of the electric field. Applying mechanical stress results in a dependence of the conductivity tensor $\hat{\sigma}$ on the tensor of mechanical stress. The components σ_{ij} of the conductivity tensor can be written as [8]

$$\sigma_{ij} = -\frac{e^2}{4\pi^3} \int \frac{\partial f_0(\varepsilon)}{\partial \varepsilon} \tau(\varepsilon) \vartheta_i \vartheta_j \mathrm{d}^3 \vec{k}, \quad i, j \in \{x, y, z\}$$
(6.2)

Here *e* is the electron charge, $\vartheta_i = \bar{h}^{-1} \partial \varepsilon(\vec{k}, \hat{X}) / \partial k_i$ is the *i*th component of the group velocity of charge carriers, ε is the carrier energy, \vec{k} is the wave vector, \hat{X} is the elastic stress tensor, f_0 is the equilibrium distribution function, and τ is the relaxation time. At $\varepsilon = \varepsilon_0(\vec{k})$, Eq. (6.2) describes the conductivity of the unstrained silicon. If strain is applied, that is, the energy of the free carriers receives some additional $\Delta \varepsilon$, which is a function of the wave vector \vec{k} and the stress tensor \hat{X} ,

$$\varepsilon = \varepsilon(\vec{k}) + \Delta \varepsilon(\vec{k}, \hat{X}) \tag{6.3}$$

then the linear addition of the components of the conductivity tensor is [8, 9]

$$\begin{aligned} \sigma_{i,j} &= -\frac{e^2}{4\pi^3} \int \Delta \left[\tau(\varepsilon) \frac{\partial f_0(\varepsilon)}{\partial \varepsilon} \vartheta_i \vartheta_j \right] \mathrm{d}^3 \vec{k} \\ &= -\frac{e^2}{4\pi^3} \left\{ \int \Delta \varepsilon \frac{\partial}{\partial \varepsilon} \left[\tau(\varepsilon) \frac{\partial f_0(\varepsilon)}{\partial \varepsilon} \vartheta_i \vartheta_j \right] \vartheta_i \vartheta_j \mathrm{d}^3 \vec{k} + 1\bar{h} \int \tau(\varepsilon) \frac{\partial j_0(\varepsilon)}{\partial \varepsilon} \left[\frac{\partial \Delta \varepsilon}{\partial k_i} \vartheta_j + \frac{\partial \Delta \varepsilon}{\partial k_j} \vartheta_i \right] \mathrm{d}^3 \vec{k} \right\} \end{aligned}$$

Using the first-order piezoresistance coefficients determined by the relation [10]

$$\pi_{ijkl} = -\frac{1}{\sigma_{ij}(\hat{X}=0)} \frac{\partial \sigma_{ij}(\hat{X})}{\partial X_{kl}} \Big|_{(\hat{X}=0)}, \quad i,j,k,l \in \{x,y,z\}$$
(6.5)

the conductivity tensor for silicon could be written as [8]

$$\sigma_{ij}(\hat{X}) = \sigma_0(\delta_{ij} - \sum_{kl} \pi_{ijkl} X_{kl}) \tag{6.6}$$

with δ_{ij} as the Kronecker delta. Caused by the cubic symmetry of silicon (space group m3m), the fundamental coefficients of the piezoresistance tensor are reduced to 3, that is,

$$\pi_{11} \equiv \pi_{xxxx}, \quad \pi_{12} = \pi_{xxyy} = \pi_{yyxx}, \quad \pi_{44} \equiv 2\pi_{xyx}$$

where π_{11} are the longitudinal (current and field are in the direction of the strain), π_{12} the transverse (current and field are perpendicular to the strain direction), and π_{44} the shear piezoresistance coefficients.

The piezoresistance coefficients of silicon and germanium were measured for the first time by Smith [11] in 1954. The data are valid only for bulk material and are widely applied to configure micromechanical elements such as pressure sensors [12]. For devices such as MOSFETs, however, surface confinement effects must be taken into account. Coleman *et al.* [13] measured the π -coefficients in p-type inversion layers for (100), (110), and (111) surface orientations. More recently, Chu *et al.* [14] published data for π -coefficients for n- and p-type silicon with different surface orientation and channel directions. It was shown that the π -coefficients are significantly different from the bulk values if surface confinement effects are regarded. The coefficients strongly depend on doping density, electric field, and channel direction even for nMOSFETs on (100) surfaces. The dependence of the π -coefficients on the channel length of MOSFETs prepared on SOI material was studied by Chang and Lin [15] for $\langle 110 \rangle$ -oriented, submicrometer n- and p-type channels on (100) substrates.

In the presence of strain in a cubic semiconductor, the reduced degree of symmetry gives rise to significant changes in the band structure. Based on group theory and k-p perturbation calculations, several theoretical investigations have been carried out on the valence and conduction bands in silicon. Most of these investigations are based on the deformation potential theory. In this theory, the effect of the deformation is represented by the deformation potential Hamiltonian H_{DP} , which is linear in the components of the strain tensor. To calculate the change of the band structure, $H_{\rm DP}$ is usually treated as a small perturbation. A more generalized formulation for homogeneous strain is the Pikus-Bir Hamiltonian [9]. The deformation potential theory was originally developed by Bardeen and Shockley in 1950 [16] to calculate the components of the relaxation time tensor in terms of the effective mass, elastic constants, and a set of deformation potential constants. The deformation potential theory was generalized by Herring and Vogt [17] to model carrier transport in strained multivalley semiconductors and summarized a set of independent deformation potentials to characterize the conduction band valleys. The deformation potentials describe the shifts of the extremum energy of a particular valley depending on the magnitude of stress and its direction with respect to the \vec{k} vector of the valley. The original model of Herring and Vogt was refined over the last decades. Balslev [18] determined the dilatation (Ξ_d) and shear deformation potential constants Ξ_u . The author also measured the deformation potentials a, b, and d defined by Ref. [9], characterizing the effect of strain on the valence band edge. While Balslev described the deformation potentials in the case of uniaxial strain, Hinckley and Singh [19]

assigned deformation potentials for biaxially strained layers. Furthermore, Nakayama [20] modified the theory of Herring and Vogt in combination with the results of Pikus and Bir (compare Ref. [9]) for stronger deformation, where the periodicity of the deformed crystal is different from that of the initial, undeformed state and the ordinary perturbation theory cannot be applied. Deformation potentials are applied in current models of the effects of uniaxial or biaxial strain on the band structure of silicon and the consequences on the electron and hole mobility [21–23].

The effect of strain on the band structure of silicon and on the carrier mobility takes place mainly due to

(a) the reduction of the carrier conductivity effective mass, and

(b) the reduction in the intervalley phonon scattering rates.

The conduction band of unstrained bulk silicon has six equivalent valleys along the (100) direction of the Brilloun zone, and the constant energy surface is ellipsoidal with the transverse effective mass $m_t = 0.19 m_0$ and the longitudinal effective mass $m_1 = 0.916 m_0$ [24]. In the inversion layer on a (100) surface, these six valleys are split into twofold degenerate valleys with m1 perpendicular to the Si/SiO2 interface and the fourfold degenerate in-plane valleys with m_{t} . If strain is applied, the energy of the conduction band minima of the fourfold valleys on the in-plane (100) axes rises with respect to the energy of the twofold valleys on the (100) axes perpendicular to the plane. As a consequence, the electrons prefer to populate the lower valleys, which are energetically favored. This result in an increased electron mobility via a reduced inplane and an increased out-of-plane electron conductivity mass. Numerical simulations of the increased electron mobility were done using the Kubo-Greenwood formula for mobility, which are in good agreement with the experimentally measured data [25]. For a given strain, quantifying the effective mass reduction and comparing it to the enhanced mobility reveals that mass reduction alone explains only part of the mobility enhancement. Vogelsang and Hofmann [26] first suggest that the suppression of intervalley scattering rate is also important. Electron scattering is reduced due to the conduction valleys splitting into two sets of energy levels, which lowers the rate of intervalley phonon scattering. The effect of phonon scattering on the relaxation time τ was discussed by Fischetti and Laux [21]. Both types of scattering (acoustic and optical phonons) as well as their dependence on the density of states (DOS) in each valley were considered. The effect of the different scattering mechanisms depends on the strength of the electric field. Optical phonon scattering dominates at higher electric fields, while Coulomb, surface roughness, and acoustic phonon scattering are significant for low electric fields.

Many types of strain increase the electron mobility such as in-plane biaxial and uniaxial tensile and out-of-plane uniaxial compressive strain. Uchida *et al.* [27] first described the effect of biaxial and uniaxial strains parallel to $\langle 100 \rangle$ and $\langle 110 \rangle$, respectively, on the electron mobility and their behavior on the electrical performance of MOSFETs. It was shown that lower uniaxial strain parallel to $\langle 100 \rangle$ results in a larger enhancement of the electron mobility than the biaxial strain.

For holes, the valence band structure of silicon is more complex than the conduction band. Hasegawa [28] as well as Hensel and Feher [29] used band

structure calculations to systematically study the valence band effective masses and deformation potentials in strained silicon. They revealed that the hole mobility is mainly affected by band splitting and warping, mass change, and consequently by changes of the DOS, which alters band occupation and phonon scattering. A theoretical description of the hole mobility enhancement by strain was recently published by Fischetti *et al.* [30] using $\mathbf{k} \cdot \mathbf{p}$ perturbation calculations. The band warping is responsible for the fact that different types of strain (biaxial tensile and uniaxial compressive) behave differently. For unstrained silicon at room temperature, holes occupy the top two bands: heavy and light hole bands [30]. Applying strain, the hole effective mass becomes highly anisotropic due to band warping and the energy levels become mixtures of the pure heavy, light, and split-off bands. Thus, the light and heavy hole bands lose their meaning, and holes increasingly occupy the top band at higher strain due to the energy splitting. Important to achieving high hole mobility is a low in-plane conductivity mass for the top band. In addition to a low in-plane mass, a high density of states in the top band and a sufficient band splitting to populate the top band are also required. Uniaxial compressive strain on both (100) and (110) surfaces, for instance, create a high density of states in the plane of the MOSFETs.

6.3 Methods to Generate Strain in Silicon Devices

6.3.1 Substrates for Nanoscale CMOS Technologies

There are generally two different methods to introduce strain in the channel region: biaxial strain and uniaxial strain. Biaxial strain is also referred to as global strain and is introduced by epitaxial growth of Si and SiGe layers where the lattice mismatch between Si and SiGe causes a tensile strain. The increase of the electron mobility in channels of MOSFETs prepared on such substrates was extensively studied [31–33]. Furthermore, a variety of new substrates such as the strained Si/relaxed SiGe layers are formed on buried oxides (SiGe on insulator (SGOI)) and the strained silicon on insulator (SSOI), where strained silicon layers are directly bonded to buried oxides, have been demonstrated. The latter combines the advantages of SOI and biaxially strained silicon layers in a single substrate. In order to combine the different mobilities of electrons and holes, hybride-oriented substrates (HOTs) were introduced by IBM [34].

Uniaxial strain is generated by local structural elements near the channel region. Since these process modules that cause uniaxial strain are part of high-performance CMOS processes, uniaxial strain is also referred to as process-induced strain (PIS). The application of PIS does not require specific substrates. It can be applied on bulk wafers or SOI substrates. Owing to the relative ease of integrating process-induced strain modules in conventional CMOS processes, strain-enhanced scaling has relied on the development of new advanced methods of PIS. The application of local strain

elements, however, is limited by further scaling making some of them ineffective or unfeasible.

6.3.2 Local Strain

Electron and hole mobilities respond to mechanical stresses in different ways. For MOSFETs with the [110] channel orientation on (001)-oriented silicon substrates, tensile strain along the [110] direction improves electron mobility but degrades hole mobility. Therefore, to improve both the electron mobility in n-channel MOSFETs and the hole mobility in p-channel MOSFETs, different approaches for strain inducement in the p- and n-channel transistors are needed. Incorporating local strain to enhance MOSFET performance was first introduced by Ito *et al.* [35] and Shimizu *et al.* [36], who used etch-stop nitride, and by Gannavaram *et al.* [37], who used SiGe source/drain regions. Advanced CMOS processes include different process-induced stressors, stress memorization techniques, and stressed contact and metal gates (Figure 6.1).

Contact layers are typically stressed nitride layers deposited after salicidation on the top of devices. Tensile contact layers are deposited on nMOSFET and compressive contact layers are deposited on pMOSFET. The strain in the channel region depends on the intrinsic stress of the layer, thickness of the layer, and device dimensions. Using tensile and compressive contact layers (dual stress liner (DSL)), a significant hole and electron mobility enhancement was achieved [38]. Furthermore, important parameters of SOI CMOS devices, such as effective drive current enhancement, were proved in different 45 nm technologies.



Figure 6.1 Schematic representation of local stressors (process-induced stressors) in SOI CMOS (a). Tensile strain in nMOSFET is obtained by tensile contact layers and various stress memorization techniques. Compressive

strain in pMOSFET is induced by compressive contact layers and embedded SiGe. XTEM of SSOI nMOSFET without process-induced stressors (b), and SSOI pMOSFET with embedded SiGe and compressive overlayer (c).





Figure 6.1 (Continued)

Stress memorization techniques (SMT) typically involve a preamorphization, a nitride capping layer, and an additional annealing process. SMT increases the nMOSFET drive current and degrade the pMOSFET device performance.

Embedded SiGe layers (eSiGe) deposited by epitaxial growth of SiGe alloys in cavities etched into the source/drain areas are used in pMOSFET transistors. Due to the larger lattice constant of SiGe compared to silicon, a compressive strain is induced in the channel of the pMOSFETs. This technique can be optimized and improved by combining SiGe and SiC layers for CMOS devices [39].

The impact of the increase of the carrier mobility in the channel of MOSFETs is an increase of the drain current. The correlation between the drain current (I_D) and the effective carrier mobility (μ_{eff}) is given in the linear region of the drain current–source/drain voltage (I_D – V_{DS}) characteristics of a MOSFET by the relation

$$I_{\rm D} = \frac{W}{L} \mu_{\rm eff} C_{\rm ox} (V_{\rm GS} - V_{\rm T}) V_{\rm DS}$$

$$(6.7)$$

where W and *L* are the channel width and length, respectively, V_{GS} is the gate/source voltage, V_T is the threshold voltage, and C_{ox} is the capacitance of the gate oxide. Measurements of the strain-induced mobility change $\Delta \mu$ and the corresponding change in linear drain current, however, show clear differences for n- and pMOSFETs [40]. A change of 50% in mobility results only in an increase of the drain current by 20%. In contrast, for pMOSFETs, a 40% increase in the drain current is obtained for the same change in mobility. The differences may be caused by the reduced source–drain resistance by the embedded SiGe channel in pMOSFETs originated from the lower SiGe valence band offset.

Different scattering mechanisms reduce the effect of strain on the mobility enhancement even in short-channel devices [41]. Here, the carrier mobility is expressed by an effective mobility μ_{eff} that is related to the carrier velocity ν in the presence of low lateral fields E_{lat} by the equation

$$\nu = E_{\text{lat}} \cdot \mu_{\text{eff}} \tag{6.8}$$

In short-channel devices, carriers do not reach v_{sat} instantaneously; instead, in saturation regime, the carrier transport is more and more governed by ballistic transport [42]. Nevertheless, μ_{eff} at low lateral fields and v are correlated in scaled MOSFETs, although there is no general agreement about this correlation [43]. According to Lundstrom [44], the change in the saturation drive current $\Delta I_{D,sat}$ is

$$\Delta I_{\text{D,sat}} = \Delta \mu (1 - B) \tag{6.9}$$

where *B* is the ballistic efficiency and the saturation drive current $I_{D,sat}$ in the ballistic regime is given by [45]

$$I_{d,sat} = W \nu_T C_{ox} (V_{GS} - V_T)$$
(6.10)

where $C_{\rm ox}(V_{\rm GS} - V_{\rm T})$ is the charge density and

$$\nu_{\rm T} = \sqrt{\frac{2k_{\rm B}T_{\rm L}}{\pi m_{\rm t}^*}} \tag{6.11}$$

is the unidirectional thermal velocity [46] that depends on the strain-induced effective mass m_t^* . In Eq. (6.1), k_B is the Boltzmann constant and T_L is the temperature. Figure 6.2 shows the dependence of $\Delta I_{D,sat}$ on the change in mobility $\Delta \mu$. It can be seen that all data measured for n- and pMOSFETs are on a single curve with a similar slope for all strain techniques. The extracted value for *B* is about 0.61 for nMOSFETs and about 0.63 for pMOSFETs. From Eq. (6.9), it follows that an improvement of 50% in mobility causes an enhancement of the saturation current $I_{D,sat}$ by about 20% for n- and pMOSFETs.



Figure 6.2 Correlation between carrier mobility change $\Delta \mu$ and the change in saturation drain current $\Delta I_{D,sat}$ for different local strain techniques for n- and pMOSFETs. TOL:

tensile overlayer; COL: compressive overlayer; SMT: stress memorization technique; eSiGe: embedded SiGe channel; SSOI: strained silicon on insulator.

6.3.3 Global Strain

Global strain on wafer level is induced by the epitaxial growth of a Si layer on a $Si_{1-x}Ge_x$ buffer. Because the lattice constant of $Si_{1-x}Ge_x$ ($0 \le x \le 1$) alloys varies between 0.5431 nm for silicon (x = 0) and 0.5657 nm for germanium (x = 1), tensile strain is induced in the silicon layer epitaxially grown on top of the SiGe. The strain is generally biaxial. Furthermore, uniaxially strained layers can also be obtained by mechanical straining.

6.3.3.1 Biaxially Strained Layers

Various heterostructure substrates have been applied to realize biaxial strain and high-mobility channel materials [47]. Figure 6.3 illustrates various heterostructure substrates that have been employed to biaxial strain and high-mobility channel materials. Epitaxially grown Si_{1-x}Ge_x layers on Si bulk wafers are generally applied acting as substrate for a strained silicon layer grown on top (bulk materials). In order to reduce the defect density in the strained silicon, a relaxed Si_{1-x}Ge_x buffer is required grown on a graded Si_{1-x}Ge_x layer (Figure 6.3a). Because the Ge concentration *x* increases continuously by about 10% per micrometer, the thickness of the graded buffer is several micrometers. An alternative is the relaxation of a thin pseudomorphic SiGe layer (<500 nm) induced by hydrogen or helium implantation and subsequent annealing [48]. A thinner SiGe buffer makes the process costeffective. Variations of the basic structure have also been published, including dual channel structures incorporating an additional strained Si_{1-y}Ge_y layer with y > x (Figure 6.3b) and heterostructures on bulk using a second strained silicon layer





Figure 6.3 Schematic illustration of various heterostructure substrates produced by epitaxial growth on bulk substrates (bulk materials) and by transfer of the strained layers to oxidized substrates (strained silicon on insulator (SSOI), strained Si/SiGe on insulator (SGOI)) [46, 48].

(Figure 6.3c) [49]. Layer stacks of the different types have been applied as virtual substrates for the preparation of SSOI and SGOI wafers.

The realization of SSOI wafers from bulk materials is a complex process combining wafer bonding, layer transfer, and etch-back methods. The SSOI technologies provide a pathway to implementing mobility enhancement in partially or fully depleted devices, in ultrathin-body (UTB) MOSFETs, or nonplanar (double-gate) MOSFETs. Mobility enhancement in SSOI was reported in Refs [50, 51] for the different SSOI configurations. Furthermore, long-channel devices $(L_g \ge 1 \,\mu m)$ show clearly improvements of the device characteristics. For instance, drive current ($I_{D,sat}$) improvements of 80% at the same gate-to-drain leakage (I_{off}) have been measured. Improvements on the same order of magnitude were obtained only for short-channel devices if modified CMOS processes were applied in order to avoid interaction with process-induced stressors reducing the effect of the biaxial strain [18]. An electron mobility enhancement of about 40% and significant improvements of the $I_{\rm op}$ - $I_{\rm off}$ characteristics were obtained for nMOSFETs prepared in a 45 nm technology node on standard SSOI material (prepared on Si_{0.78}Ge_{0.22} virtual substrates), which increases to about 60% if highly strained silicon layers are used (prepared on Si_{0.69}Ge_{0.29} virtual substrates) [52]. Devices were prepared for these investigations



Figure 6.4 I_{off} versus $I_{D,sat}$ curves for n- and pMOSFETs prepared on SSOI and SOI substrates. The biaxial strain (SSOI) was combined with local stressors for pMOSFETs (SiGe: embedded SiGe channel; COL:

compressive layer). An increase of $I_{D,sat}$ of 65% was obtained for long-channel ($W = L = 4.5 \,\mu$ m) nMOSFETs (a), while the effect of different overlayers on short-channel ($L = 45 \,\mu$ m) pMOSFETS is shown in (b).

using a fully depleted SOI (FDSOI) technology with a TiN/HfO₂ gate stack. The thickness of the Si device layer was 9 nm. It was demonstrated that the mobility enhancement also depends on the channel orientation. A mobility enhancement of 135% was found for nMOSFETs on highly strained silicon having $\langle 110 \rangle$ -oriented channels. In addition, the hole mobility enhances in the same time for pMOSFETs with channel orientations parallel to $\langle 100 \rangle$. The analyses have also shown that a sufficient amount of strain is preserved in MOSFETs fabricated in technology nodes below 45 nm. A mobility enhancement for nMOSFETs up to 40% is attainable in a 15 nm technology [51].

This means that applications of SSOI wafers require modifications of existing CMOS processes. The combination of biaxially strained SSOI and optimized uniaxial stressors (dual-stress nitride capping layer and embedded SiGe) was demonstrated resulting in $I_{D,sat}$ improvements of 27% and 36% for n-channel MOSFETs and p-channel MOSFETs, respectively, in sub-40 nm devices [53]. In addition, the gate leakage current was also reduced by 30%. Figure 6.4 shows that a further adjustment of the CMOS process results in additional improvements. An increase of I_{D,sat} of 65% was obtained for nMOSFETS. For pMOSFETs, the strain of the SSOI substrate is tensile in both the longitudinal (with current) and perpendicular directions. The longitudinal component degrades hole mobility, while the perpendicular strain enhances hole mobility. The net result is a decrease in hole mobility. This is shown in Figure 6.4b, where the longitudinal tensile strain counteracts the compressive overlayer, causing a 11% degradation in pMOSFET drive current. However, the addition of a cavity etch for embedded SiGe effectively relaxes this longitudinal tensile strain and allows pMOSFET performance to be in line with standard SOI. All investigations suggest that the combination of biaxially strained SSOI and uniaxial strain by process-induced stressors is the optimum way for future requirements [50, 52].

6.3.3.2 Uniaxially Strained Layers

A concept to realize uniaxial, tensile strain on wafer level was first published by Belford [54]. An approach of uniaxial compressive strain on wafer level based on wafer direct bonding of prestressed wafers was also published [55]. Two wafers were bent over a cylinder, thereby creating a curved or bowed wafer with a strained state induced. The bending direction was parallel to [110]. The curved wafers are brought into contact via direct wafer bonding and the covalent bonds across the bonded interface form upon annealing in the bent state. By combining the process with hydrogen-induced layer splitting, thin strained layers were transferred. The process can generally be used to realize strained layers of either tensile or compressive strain. The strain introduced by this technique is significantly lower as for biaxially strained layers. Depending on the radius of curvature, strain values between about 0.08% and 0.04% were obtained for a radius of curvature ranging from 0.5 to 1 m.

The concept of uniaxial strain on wafer level was originally applied to show the different behavior of uniaxial and biaxial strains on MOSFET performance [56].

6.4

Strain Engineering for 22 nm CMOS Technologies and Below

Numerous experiments over the past years proved the applicability of biaxially strained silicon, uniaxially strained silicon, and local strain elements, or combination of these in state-of-the-art device processes. A strained Si on SGOI substrate, for instance, was used to realize n- and p-MOSFETs with channel lengths up to 25 nm [57]. Mobility enhancements of 50% for electrons (with 15% Ge) and 15-20% for holes (with 20-25% Ge) have been demonstrated. Other investigations refer to a mobility enhancement of 46% for electrons and 60-80% for holes using SGOI with the same Ge concentration. An alternative process to attain SiGe layers with higher Ge content, that is, higher strain in the upper strained silicon layer, is the Ge condensation method [58]. The process consists of epitaxial growth of a strained SiGe layer with a low Ge fraction on a SOI substrate and successive high-temperature oxidation. SiGe layers having Ge fractions of more than 0.5 and large strain values over 1% were realized. A hole mobility enhancement by a factor of 10 was measured. Recently, however, variations of the threshold voltage are obtained on SGOI-MOSFETs fabricated by the Ge condensation process. It was verified that the variation of the threshold voltage can be attributed to the variation of strain in the Si channel layers. This variation was found to be correlated with the variation of the lattice spacing in the SGOI layer, which is caused by the nonuniform lattice relaxation in the SGOI layers during the condensation process [59].

Therefore, strained silicon on insulator without a buried SiGe layer appears to be more favorable. This is also true with respect to the process integration. Associated with the presence of the SiGe layer below the channel, issues such as Ge segregation at the Si/SiO₂ interface, enhanced As or P diffusion, limited thermal budget, and rapid dopant diffusion along misfit dislocations would be largely eliminated [49]. Most of the measurements reported until now show enhanced mobility data and



Figure 6.5 TEM cross-section image of a SSOI wafer. The thickness of the strained silicon (sSi) layer is 6.5 nm.

drive current improvements for both long- and short-channel devices having gate lengths of 60 nm and below. The sustainment of enhanced mobility and improved $I_{\rm on}/I_{\rm off}$ characteristics for short-channel devices is mainly achieved by modifications of the CMOS process [50]. Process integration of SSOI materials in CMOS technologies is, therefore, an important issue [60].

The advantage of SSOI is the scalability to thinner device and insulator (BOX) layers, respectively. This allows the combination of strain with benefits of ultrathin-body MOSFETs [61]. Figure 6.5 shows the transmission electron microscope (TEM) image (cross-section image) of a SSOI wafer. The thickness of the strained silicon layer transferred by wafer bonding is only 6.5 nm. UTB SOI is an attractive option for device scaling, because it can effectively reduce the short-channel effect and eliminate most of the leakage paths. The ultrathin SOI thickness requirement for short-channel effect control in single-gate FETs can be relaxed by using a more complex double-gate FET that offers improved electrostatic gate control of the body. Numerical simulations indicate that scalability of double-gate FETs improves by a factor of 2.5–3 [62].

The reduction of the thickness of the silicon layer required for UTB MOSFETs also contributes to the strain conservation in the silicon layer. Figure 6.6a shows the dependence of the in-plane stress on the size (channel length) of devices for different thicknesses of the strained silicon layer (height in Figure 6.6a). It can clearly be seen that strain (or stress) relaxation is a function of the silicon layer thickness. Decreasing the layer thickness conserves the strain even for small structure sizes. This means that with the strained silicon layer at thickness below 10 nm (required for UTB SSOI MOSFETs) and gate length in the subnanometer range, the whole tensile strain is preserved. Varying the ratio of the structure length *L* to the thickness of the

layer (height *H*) causes different stress distributions in the structures (Figure 6.6b). While at H/L = 1, a sufficient (tensile) stress is located only at the Si/SiO₂ interface, the stress is preserved in the whole layer at H/L = 0.13. Furthermore, a compressive stress is obtained close to the surface at H/L = 0.45. This means that under specific conditions, devices with different stress behavior (tensile or compressive) within one device may simultaneously exist by applying biaxially strained SSOI wafers. The results of the simulation were experimentally verified by Raman measurements [63]. In addition, Raman and TEM analyses also proved the transformation of the biaxial strain into uniaxial strain by increasing the ratio of the width to the length of the structures. Figure 6.7 shows the results of finite element (FEM) simulations of the strain distribution in channels with different width/length (W/L) ratios. The thickness of the strained silicon layer was 20 nm and W/L was varied between 1 and 20 at a constant width of 50 nm. The initial biaxial strain in the unpatterned layer was $\varepsilon \simeq 0.6\%$. At a square-like channel geometry (W/L = 1), the strain is more or less relaxed. A detectable strain of $\varepsilon \simeq 0.3\%$ exists only at the bottom of the structure, that is, close to the interface to the buried oxide. Most of the initial strain is preserved in the longitudinal direction by increasing W/L. At W/L = 10, the initial strain value of $\varepsilon \simeq 0.6\%$ is obtained for about two-thirds of half of the longitudinal direction and is



Figure 6.6 (a) Results of FEM simulations of the in-plane stress (σ_{xx}) as a function of the gate length *L* (a). The height *H* (or thickness) of the strained silicon layer was in the range of 5–100 nm. (b) Dependence of the in-plane stress on the height/length ratio of individual structures.





top, middle, and bottom of the layer. Constant values of the channel width W = 50 nm and silicon layer thickness of 20 nm are used. FEM simulations of half of the channel length.

relaxed in the perpendicular direction. A more homogeneous strain profile and a lower strain relaxation at the end are found for W/L = 20. Because the strain is preserved in the longitudinal direction and relaxed in the orthogonal direction, the initial biaxial strain is altered to uniaxial strain. Therefore, biaxially strained layers, especially SSOI, are promising candidates to introduce strain in Si channels of sub-30 nm MOSFETS, where conventional local strain techniques cannot be applied.

6.5

Conclusions

Strained silicon channels are one of the most important *technology boosters* for further Si CMOS developments. The mobility enhancement obtained by applying appropriate strain provides higher carrier velocity in MOS channels, resulting in higher drive current under a fixed supply voltage and gate oxide thickness. Process-induced stressors including tensile or compressive contact layers and various stress memorization techniques are already integrated in today's highperformance technologies. The application of local strain elements, however, is limited by further scaling. On the other hand, one of the most important advantages of globally strained SSOI is the scalability to thinner device and insulator layers. This allows the combination of strain with benefits of ultrathin-body MOSFETs. The reduction of the thickness of the silicon layer contributes to the strain conservation. Furthermore, varying the relation between channel length and layer thickness can introduce both types of strain and the modification of the biaxial into uniaxial strain.

Acknowledgments

We are thankful to S. Hopfe for the sample preparation and F. Naumann for some of the FEM simulations. This work was financially supported by the German Federal Ministry of Education and Research in the framework of the DECISIF project (contract no. 13 N 9881) and the Max Planck Society/Fraunhofer Society joint research project NANOSTRESS.

References

- Bardeen, J. and Brattain, W.H. (1947) Physical principles involved in transistor action. *Phys. Rev.*, **75** (8), 1208–1225.
- 2 Kilby, J.S. and Keonjian, E. (1959) Design of a semiconductor solid-state-circuit adder. *IEDM Tech. Dig.*, 5, 76–77.
- 3 Kilby, J.S. (1976) Invention of the integrated circuit. *IEEE Trans. Electron. Devices*, ED-23 (7), 648–654.
- 4 International Technology Roadmap for Semiconductors (2008), http://www.itrs. net.
- 5 Tagaki, S. (2007) Strained-Si CMOS technology, in Advanced Gate Stacks for High-Mobility Semiconductors (eds A. Dimoulas, E. Gusev, P.C. McIntyre, and M. Heyns), Springer, Heidelberg, pp. 1–20.

- 6 Maiti, C.K., Chattopadhyay, S., and Bera, L.K. (eds) (2007) *Strained-Si Heterostructure Field Effect Devices*, Taylor & Francis, New York.
- 7 Chu, M., Sun, Y., Aghoram, U., and Thompson, S.E. (2009) Strain: a solution for higher carrier mobility in nanoscale MOSFETs. *Annu. Rev. Mater. Res.*, **39**, 203–229.
- Kozlovskiy, S.I. and Boiko, I.I. (2005) First-order piezoresistance coefficients in silicon crystals. *Sens. Actuators A*, 118, 33–43.
- 9 Bir, G.L. and Pikus, G.E. (1974) Symmetry and Strain-Induced Effects in Semiconductors, John Wiley & Sons, Inc., New York.
- 10 Seeger, K. (1989) Semiconductor Physics: An Introduction, Springer, Berlin, pp. 97–102.
- 11 Smith, C.S. (1954) Piezoresistance effect in germanium and silicon. *Phys. Rev.*, 94, 42–49.
- 12 Kanda, Y. (1987) Graphical representation of the piezoresistance coefficients in silicon-shear coefficients in plane. *Jpn. J. Appl. Phys.*, 26 (7), 1031–1033.
- 13 Colman, D., Bate, R.T., and Mize, J.P. (1968) Mobility anisotropy and piezoresistance in silicon p-type inversion layers. J. Appl. Phys., 39 (4), 1923–1931.
- 14 Chu, M., Nishida, T., Lv, X., Mohta, N., and Thompson, S.E. (2008) Comparison between high-field piezoresistance coefficients of Si metal–oxide– semiconductor field-effect transistors and bulk Si under uniaxial and biaxial stress. J. Appl. Phys., 103, 113704-1–113704-7.
- 15 Chang, W.T. and Lin, J.A. (2009) Piezoresistive coefficients of (110) silicon-on-insulator MOSFETs with 0.135/ 0.45/10 micrometers channel length with external forces. *Microelectron. Eng.*, 86, 1965–1968.
- 16 Bardeen, J. and Shockley, W. (1950) Deformation potentials and mobilities in non-polar crystals. *Phys. Rev.*, 80 (1), 72–80.
- Herring, C. and Vogt, E. (1956) Transport and deformation-potential theory for many-valley semiconductors with anisotropic scattering. *Phys. Rev.*, **101** (3), 944–961.

- 18 Balslev, I. (1966) Influence of uniaxial stress on the indirect absorption edge in silicon and germanium. *Phys. Rev.*, 143 (2), 636–647.
- 19 Hinckley, J.M. and Singh, J. (1990) Influence of substrate composition and crystallographic orientation on the band structure of pseudomorphic Si–Ge alloy films. *Phys. Rev. B*, 42 (6), 3546–3566.
- 20 Nakayama, M. (1965) Effects of homogeneous deformation on band structure of semiconductors. J. Phys. Soc. Jpn., 20 (1), 56–61.
- 21 Fischetti, M.V. and Laux, S.E. (1996) Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys. *J. Appl. Phys.*, **80** (4), 2234–2252.
- 22 Chu, M., Sun, Y., Aghoram, U., and Thompson, S.E. (2009) Strain: a solution for higher carrier mobility in nanoscale MOSFETs. *Annu. Rev. Mater. Res.*, 39, 203–229.
- 23 Sverdlov, M., Baumgartner, O., Windbacher, T., and Selberherr, S. (2009) Modeling of modern MOSFETs with strain (2009). J. Comput. Electron., 8 (3–4), 192–208
- 24 Takagi, S., Hoyt, J.L., Welser, J.J., and Gibbons, J.F. (1996) Comparative study of phonon-limited mobility of twodimensional electrons in strained and unstrained Si metal–oxide– semiconductor field-effect transistors. *J. Appl. Phys.*, 80, 1567–1577.
- 25 Kotlyar, R., Giles, M.D., Cea, S., Linton, T.D., Shifren, L., Weber, C., and Stettler, M. (2009) Modeling the effects of applied stress and wafer orientation in silicon devices: from long channel mobility physics to short channel performance. *J. Comput. Electron.*, 8, 110–123.
- 26 Vogelsang, Th. and Hofmann, K.R. (1993) Electron transport in strained Si layers on Si_{1-x} Ge_x substrates. *Appl. Phys. Lett.*,
 63 (2), 186–188.
- 27 Uchida, K., Krishnamohan, T., Saraswat, K., and Nishi, Y. (2005) Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime. *IEDM Tech. Dig.*, 135–138.

- 148 6 Strained Silicon Nanodevices
 - 28 Hasegawa, H. (1963) Theory of cyclotron resonance in strained silicon crystals. *Phys. Rev.*, **129** (3), 1029–1040.
 - 29 Hensel, J.C. and Feher, G. (1963) Cyclotron resonance experiments in uniaxially stressed silicon: valence band inverse mass parameters and deformation potentials. *Phys. Rev.*, **129** (3), 1041–1062.
 - 30 Fischetti, M.V., Ren, Z., Solomon, P.M., Yang, M., and Rim, K. (2003) Six-band k·p calculation of the hole mobility in silicon inversion layers: dependence on surface orientation, strain, and silicon thickness. *J. Appl. Phys.*, 94 (2), 1079–1095.
 - 31 Schäffler, F., Többen, D., Herzog, H.-J., Abstreiter, G., and Holländer, B. (1992) High-electron-mobility Si/SiGe heterostructures: influence of the relaxed SiGe buffer layer. *Semicond. Sci. Technol.*, 7, 260–266.
 - 32 Maiti, C.K., Chakrabarti, N.B., and Ray, S.K. (eds) (2001) Strained Silicon Heterostructures: Materials and Devices, The Institute of Electrical Engineers, London.
 - 33 Maiti, C.K., Chattopadhyay, S., and Bera, L.K. (eds) (2007) Strained-Si Heterostructure Field Effect Devices, Taylor & Francis, New York.
 - 34 Yang, M., Ieong, M., Shi, L., Chan, K., Chan, V., Chou, A., Gusev, E., Jenkins, K., Boyd, D., Ninomiya, Y., Pendleton, D., surprise, Y., Heenan, D., Ott, J., Guarini, K., DEmic, C., Cobb, M., Mooney, P., To, B., Rovedo, N., Benedict, J., Mo, R., and Ng, H. (2003) High performance CMOS fabricated on hybrid substrate with different crystal orientation. *IEDM Tech. Dig.*, 453–456.
 - 35 Ito, S., Namba, H., Yamaguchi, K., Hirata, T., Ando, K., Koyama, S., Kuroki, S., Ikezawa, N., Suzuki, T., Saitoh, T., and Horiuchi, T. (2000) Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design. *IEDM Tech. Dig.*, 247–250.
 - 36 Shimizu, A., Hachimine, K., Ohki, N., Ohta, H., Koguchi, M., Nonaka, Y., Sato, H., and Ootsuka, F. (2001) Local mechanical-stress control (LMC): a new technique for CMOS-performance enhancement. *IEDM Tech. Dig.*, 433–436.

- 37 Gannavaram, S., Pesovic, N., and Ötztürk, C. (2000) Low temperature (≤800 °C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS. *IEDM Tech. Dig.*, 437–440.
- 38 Yang, H.S., Malik, R., Narasima, S., Li, Y., Divakaruni, R., Agnello, P., Allen, S., Antreasyan, A., Arnhold, J.C., Bandy, K., Belyansky, M., Bonnoit, A., Bronner, G., Chan, V., Chen, X., Chen, Z., Chidambarro, D., Chou, A., Clark, W., Crowder, S.W., Engel, B., Harifuchi, H., Huang, S.F., Jagannathan, R., Jamin, F.F., Kohyama, Y., Kuroda, H., Lai, C.W., Lee, H.K., Lee, W.-H., Lim, E.H., Lai, W., Mallikarjunan, A., Matsumoto, K., McKnight, A., Nayak, J., Ng, H.Y., Panda, S., Rengarajan, R., Steigerwalt, M., Subbanna, S., Subramanian, K., Sudijono, J., Sudo, G., Sun, S.-P., Tessier, B., Toyoshima, Y., Tran, P., Wise, R., Wong, R., Yang, I.Y., Wann, C.H., and Su. L.T. (2004) Dial stress liner for high performance sub-45 nm gate length SOI CMOS manufacturing. IEDM Tech. Dig., 1075-1077.
- 39 Yeo, Y.-C. (2007) Enhancing CMOS transistor performance using latticemismatched materials in source/drain regions. *Semicond. Sci. Technol.*, 22 (1), S177–S182.
- 40 Flachowsky, S., Wei, A., Illgen, R., Herrmann, T., Höntschel, J., Horstmann, M., Klix, W., and Stenzel, R. (2010) Understanding strain-induced drive current enhancement in strainedsilicon n-MOSFET and p-MOSFET. *IEEE Trans. Electron Devices*, 57 (6), 1343–1354.
- 41 Fleury, D., Bidal, G., Cros, A., Boeuf, F., Skotnicki, T., and Ghibaudo, G. (2009) New experimental insight into ballisticity of transport in strained bulk MOSFETs. 2009 Symposium on VLSI Technology, Digest, Japan Society of Applied Physics, Tokyo, pp. 16–17.
- 42 Lochtefeld, A. and Antoniadis, D.A. (2001) Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress. *IEEE Electron Device Lett.*, 22 (12), 591–593.
- 43 Fischetti, M.V. and Laux, S.E. (2000) Performance degradation of small silicon

devices caused by long-range Coulomb interactions. *Appl. Phys. Lett.*, **76** (4), 2277–2279.

- 44 Lundstrom, M.S. (2001) On the mobility versus drain current relation for a nanoscale MOSFET. *IEEE Electron Device Lett.*, **22** (6), 293–295.
- 45 Mohta, N. and Thompson, S.E. (2005) Mobility enhancement: the next vector to extend Moore's law. *IEEE Circuits Dev. Mag.*, 21 (5), 18–23.
- 46 Lundstrom, M. and Guo, J. (2006) Nanoscale Transistors, Springer, New York.
- 47 Reiche, M., Moutanabbir, O., Himcinschi, C., Christiansen, S.H., Erfurth, W., Gösele, U., Mantl, S., Buca, D., Zhao, Q.T., Loo, R., Nguyen, D., Muster, F., and Petzold, M. (2008) in *Semiconductor Wafer Bonding 10*, vol. 16, no. 8 (eds T. Suga *et al..*), ECS Transactions, The Electrochemical Society, Pennington, NJ, pp. 311–320.
- 48 Mantl, S., Buca, D., Holländer, B., Lenk, St., Hueging, N., Luysberg, M., Carius, R., Loo, R., Caymax, M., Schäfer, H., Radu, I., Reiche, M., Christiansen, S., and Gösele, U. (2006) SiGe and Ge: Materials, Processing, and Devices, vol. 3, no. 7 (eds G.D. Harame et al..), ECS Transactions, The Electrochemical Society, Pennington, NJ, pp. 1047–1055.
- 49 Antoniadis, D.A., Aberg, I., NiChleirigh, C., Nayfeh, O.M., Khakifirooz, A., and Hoyt, J.L. (2006) Continuous MOSFET performance increase with device scaling: the role of strain and channel material innovations. *IBM J. Res. Dev.*, **50** (4–5), 363–376.
- 50 Lee, M.L., Fitzgerald, E.A., Bulsara, M.T., Currie, M.T., and Lochtefeld, A. (2005) Strained Si, SiGe, and Ge channels for high-mobility metal–oxide– semiconductor field-effect transistors. *J. Appl. Phys.*, 97, 011101–01110127.
- 51 Wei, A., Dünkel, S., Boschke, R., Kammler, T., Hempel, K., Rinderknecht, J., Horstmann, M., Cayrefourcq, I., Metral, F., Kennard, M., and Guiot, E. (2007) Advanced Gate Stack, Source/Drain and Channel Engineering for Si-Based CMOS 3, vol. 6, no. 1 (eds M.C. Ötztürk et al..), ECS Transactions, The

Electrochemical Society, Pennington, NJ, pp. 15–22.

- 52 Baudot, S., Eymery, J., Andrieu, F., Vidal, V., Allain, F., Brévard, L., and Faynot, O. (2009) Width and orientation effects in strained FDSOI MOSFETs: strain and device characterization. Proceedings of the 39th European Solid-State Development Research Conference (ESSDERC 2009) (eds D. Tsoukalas and A. Dimoulas), IEEE Piscataway, pp. 391–394.
- 53 Thean, A.V.-Y., Zhang, D., Vartanian, V., Adams, V., Conner, J., Canonico, M., Desjardin, H., Grudowski, P., Gu, B., Shi, Z.-H., Murphy, S., Spencer, G., Filipiak, S., Goedeke, D., Wang, X.-D., Goolsby, B., Dhandapani, V., Prabhu, L., Backer, S., La, L.-B., Burnett, D., White, T., Nguyen, B.-Y., White, B.E., Venkatesan, S., Mogab, J., Cayrefourcq, I., and Mazure, C. (2006) Strain-enhanced CMOS through novel process-substrate stress hybridization of super-critically thick strained silicon directly on insulator (SC-SSOI). 2006 Symposium on VLSI Technology, Digest, pp. 130–131.
- 54 Belford, R.E. (2001) Uniaxial, tensilestrained Si devices. J. Electron. Mater., 30 (7), 807–811.
- 55 Himcinschi, C., Reiche, M., Scholz, R., Christiansen, S.H., and Gösele, U. (2007) Compressive uniaxially strained silicon on insulator by prestrained wafer bonding and layer transfer. *Appl. Phys. Lett.*, **90**, 231909-1–231909-3.
- 56 Thompson, S.E., Sun, G., Wu, K., Lim, J., and Nishida, T. (2004) Key differences for process-induced uniaxial vs. substrateinduced biaxial stressed Si and Ge channel MOSFETs. *IEDM Tech. Dig.*, 221–224.
- 57 Huang, L., Chu, J.O., Goma, S.A., d'Emic, C.P., Koester, S.J., Canaperi, D.F., Mooney, P.M., Cordes, S.A., Speidell, J.L., Anderson, R.M., and Wong, H.S.P. (2002) Electron and hole mobility enhancement in strained SOI by wafer bonding. *IEEE Trans. Electron. Dev.*, **49** (9), 1566–1571.
- 58 Tezuka, T., Sugiyama, N., and Takagi, S. (2001) Fabrication of strained Si on an ultrathin SiGe-on-insulator virtual substrate with a high-Ge fraction. *Appl. Phys. Lett.*, **79** (12), 1798–1800.

- 150 6 Strained Silicon Nanodevices
 - 59 Sugiyama, N., Numata, T., Hirashita, N., Irisawa, T., and Takagi, S. (2008) Variation of threshold voltage in strained Si metal–oxide–semiconductor field-effect transistors induced by non-uniform strain distribution in strained-Si channels on silicon-germanium-on-insulator substrates. Jpn. J. Appl. Phys., 47 (6), 4403–4407.
 - 60 Chung, S.S., Hsieh, E.R., Huang, D.C., Lai, C.S., Tsai, C.H., Liu, P.W., Lin, Y.H., Tsai, C.T., Ma, G.H., Chien, S.C., and Sun, S.W. (2008) More strain and less stress: the guideline for developing highend strained CMOS technologies with acceptable reliability. *IEDM Tech. Dig.*, 435–438.
- 61 Ferrier, M., Clerc, R., Lucci, L., Rafhay, Q., Pananakakis, G., Ghibaudo, G., Boeuf, F., and Skotnicki, T. (2007) Conventional technological boosters for injection velocity in ultrathin-body MOSFETs. *IEEE Trans. Nanotechnol.*, 6 (6), 613–621.
- 62 Nowak, E.J., Aller, I., Ludwig, T., Kim, K., Joshi, R.V., Chuang, C.-T., Bernstein, K., and Puri, R. (2004) Turning silicon on its edge. *IEEE Circuits Device Mag.*, 20 (1), 20–31.
- 63 Moutanabbir, O., Reiche, M., Erfurth, W., Naumann, F., Petzold, M., and Gösele, U. (2009) The complex evolution of strain during nanoscale patterning of 60 nm thick strained silicon layer directly on insulator. *Appl. Phys. Lett.*, 94, 243113-1–243113-3.